

Real Time Clock Module

JR8900-32-I2C-TA-T(-40/+85)-LF

JR8900-32-I2C-TB-T(-40/+85)-LF

NOTICE : PLEASE READ CAREFULLY BELOW BEFORE THE USE OF THIS DOCUMENT

1. The content of this document is subject to change without notice. Before purchasing or using Jauch products, please contact with sales representative of Jauch Quartz GmbH Corporation ("Jauch") for the latest information and be always sure to check the latest information published on Jauch's official web sites and resources.
2. This document may not be copied, reproduced, or used for any other purposes, in whole or in part, without Jauch's prior consent.
3. Information provided in this document including, but not limited to application circuits, programs and usage, is for reference purpose only. Jauch makes no guarantees against any infringements or damages to any third parties' intellectual property rights or any other rights resulting from the information. This document does not grant you any licenses, any intellectual property rights or any other rights with respect to Jauch products owned by Jauch or any third parties.
4. Jauch has prepared this document carefully to be accurate and dependable, but Jauch does not guarantee that the information is always accurate and complete. Jauch assumes no responsibility for any damages you incurred due to any misinformation in this document.
5. Jauch products listed in this document and our associated technologies shall not be used in any equipment or systems that laws and regulations in Germany or any other countries prohibit to manufacture, use, or sell. Furthermore, Jauch products and our associated technologies shall not be used for the purposes of military weapons development (e.g. mass destruction weapons), military use, or any other military applications. If exporting Jauch products or our associated technologies, please be sure to comply with the Foreign Exchange and Foreign Trade Control Act, Export Administration Regulations in the U.S.A (EAR) and other export-related laws and regulations in Germany and any other countries and to follow their required procedures.
6. Jauch assumes no responsibility for any damages (whether direct or indirect) caused by or in relation with your non-compliance with the terms and conditions in this document or for any damages (whether direct or indirect) incurred by any third party that you give, transfer or assign Jauch products.
7. For more details or other concerns about this document, please contact our sales representative.
8. Company names and product names listed in this document are trademarks or registered trademarks of their respective companies.

Disclaimer

1. Jauch products are designed for use in general electronic equipment applications that do not require extremely high reliability or safety.
2. Jauch does not represent or warrant that its products will not cause a failure for any particular application, except for cases where the failure is a direct result caused by defects in materials and workmanship of this product. If a product fails due to defects in materials and workmanship, to the maximum extent permitted by law, we will, at our sole discretion, refund or replace the affected product.
3. When products for used directly or indirectly in certain devices or applications (ex. Nuclear power, aerospace, infrastructure facilities, medical equipment, etc.) which are connected to or affect safety of human life or property, Customer is solely responsible for determining if the products and respective specifications are suitable for the intended use in particular customer applications. Customer shall implement necessary and proper safety design and measures (including redundant design, malfunction prevention design, etc.) to ensure reliability and safety before using the products in/with customer's Equipment.
4. No dismantling, analysis, reverse engineering, modification, alteration, adaptation, reproduction, etc., of Jauch products is allowed. Furthermore, any defects caused by this are not covered by the warranty.

©Jauch Quartz GmbH 2026, All rights reserved.

Jauch Revision History

Rev. No.	Date	Page	Description
01	2026/10/01	All	First released

Tabel of contents

Jauch Revision History.....	2
1. Overview.....	5
2. Block Diagram.....	6
3. Terminal description.....	7
3.1. Terminal connections	7
3.2. Pin Functions	7
4. Absolute Maximum ratings	8
5. Recommended Operating Conditions	9
6. Frequency Characteristics	10
7. Electrical Characteristics	11
7.1 DC characteristics	11
7.2. AC Characteristics	12
8. Functions.....	13
8.1. Description of Registers	13
8.1.1. Write / Read and Bank Select	13
8.1.2. Register table (Basic time and calendar registers)	13
8.1.3. Temperature Data, Backup power supply control register	15
8.1.4. Quick Reference	15
8.2. Details of Registers	15
8.2.1. Clock counter SEC - HOUR	15
8.2.2. Calendar counter (WEEK - YEAR).....	17
8.2.3. Alarm registers	18
8.2.4. Fixed-cycle timer control registers	18
8.2.5. Extension register.	19
8.2.6. Flag register	20
8.2.7. Control register	22
8.2.8. Temperature Data register	24
8.3. Fixed Cycle Timer Interrupt Function	24
8.3.1. Diagram of fixed-cycle timer interrupt function.....	25
8.3.2. Related registers for function of time update interrupts.	26
8.3.3. Fixed-cycle timer interrupt interval (example)	28
8.3.4. Fixed-cycle timer start timing.....	29
8.4. Time Update Interrupt Function.....	29
8.4.1. Time update interrupt function diagram	30
8.4.2. Related registers for time update interrupt functions.	31
8.5. Alarm Interrupt Function.....	32
8.5.1. Diagram of alarm interrupt function	32
8.5.2. Related registers	33
8.5.3. Examples of alarm settings	35
8.6. The interrupt functions via /INT-pin or polling.	36
8.7. Temperature compensation function.	36
8.7.1. overview.....	36
8.7.2. Related registers for temperature compensation function	36

8.8. Battery backup switchover function	37
8.8.1. Description of Battery backup switchover function	37
8.8.2. The power switchover control.....	37
8.8.3. Battery Backup switchover related register.	38
8.8.4. Battery Backup switchover related register setting.	38
8.8.5. Disabled functions in backup mode.....	38
8.8.6. Reference characteristics of Diode and Pch-Switch.	39
8.8.7. Mode flow of the battery backup switchover function.....	40
8.8.8. The pros and cons of detection period (2msec, 16msec, 128msec and 256msec) ..	40
8.8.9 Connection examples.....	43
8.8.10 Note: Diode characteristics.	44
8.9. Reading/Writing Data via the I ² C Bus Interface	45
8.9.1. Overview of I ² C-BUS.....	45
8.9.2. System configuration.....	45
8.9.3. Starting and stopping I ² C bus communications	46
8.9.4. Data transfers and acknowledge responses during I ² C-BUS communications	47
8.9.5. Slave address	48
8.9.6 I ² C bus protocol.....	48
8.10. Backup and Recovery	50
8.11. The note of access to RTC at the time of backup return and initial power supply	51
8.12. Flow chart	52
8.13. Connection example with Typical Microcontroller	55
8.14. Connection RTC used as a 32.768 kHz TCXO.....	55
9. External Dimensions Marking Layout.....	56
9.1. JR8900-32	56
9.1.1. External Dimensions	56
9.2.2. Marking layout.....	56
10 Application Notes	57
11 Tables	59
12 Figures.....	61

I²C-Bus Interface Real-time Clock Module

JR8900-32

- Features built-in 32.768 kHz DTCXO.
- Supports I²C-Bus's high-speed mode (Up to 400 kHz)
- Alarm interrupt function for day, date, hour, and minute settings
- Wakeup timer interruption
- Time update interrupt function (Seconds, minutes)
- Temperature compensated 32.768 kHz output with OE function (FOE and FOUT pins)
- Auto correction of leap years 2100 is a normal year, but counted as a leap year
- Wide interface voltage range: 2.5 V to 5.5 V
- Wide time-keeping voltage range: 1.6 V to 5.5 V
- Low current consumption: 0.70 μ A / 3 V Typ.
- Built-in Backup switchover circuit.

1. Overview

This module is an I²C bus interface-compliant real-time clock which includes a 32.768 kHz DTCXO. In addition to providing a calendar (year, month, date, day, hour, minute, second) function and a clock counter function, this module provides an abundance of other functions including an alarm function, wakeup timer function, time update interrupt function, and 32.768 kHz output function. By the battery backup switchover function and the interface power supply input pin, JR8900-32 can support various power supply configurations.

The ASIC in this module is fabricated via a C-MOS process for low current consumption, which enables long-term operation with the backup battery.

2. Block Diagram




Figure 1 Block Diagram

3. Terminal description

3.1. Terminal connections




Figure 2 Terminal connections

3.2. Pin Functions

Table 1 Pin Description

Signal name	I/O	Function
SDA	I/O	This pin's signal is used for input and output of address, data, and ACK bits, synchronized with the serial clock used for I ² C communications. Since the SDA pin is an N-ch open-drain driver, be sure to connect a suitable pull-up resistor relative to the signal line capacity.
SCL	Input	This is the serial clock input pin for I ² C Bus communications.
FOUT	Output	This is the C-MOS output pin with output control provided via the FOE pin. When FOE = "H" (high level), this pin outputs a 32.768 kHz / 1024 Hz / 1 Hz signal. (Depending on FSEL bit) When output is stopped, the FOUT pin = "Hi-Z" (high impedance).
FOE	Input	This is an input pin used to control the output mode of the FOUT pin. When this pin's level is high, the FOUT pin is in output mode. When it is low, output via the FOUT pin is stopped.
/ INT	Output	This pin is used to output alarm signals, timer signals, time update signals, and other signals. This pin is an open-drain pin.
VBAT	–	This is the power supply pin for backup battery. Connect this pin to a large-capacity capacitor, a secondary battery or similar. When the battery switchover function is not needed, VBAT must be connected to V _{DD} .
VDD	–	This pin is connected to a positive power supply.
GND	–	This pin is connected to the ground.
T1	Input	Used by the manufacturer for testing. (Do not connect externally.)
T2	–	Used by the manufacturer for testing. (Do not connect externally.)

Note: Be sure to connect a bypass capacitor rated at least 0.1 μ F between VDD and GND, VBAT and GND.

4. Absolute Maximum ratings

GND=0V

Item	Symbol	Condition	Rating	Unit
Supply voltage (1)	V _{DD}	Between V _{DD} and GND	-0.3 to +6.5	V
Supply voltage (2)	V _{BAT}	Between V _{BAT} and GND	-0.3 to +6.5	V
Input voltage (2)	V _{IN}	FOE, SCL, SDA pins	GND-0.3 to +6.5	V
Output voltage (1)	V _{OUT1}	FOUT pin	GND-0.3 to V _{DD} +0.3	V
Output voltage (2)	V _{OUT2}	SDA and /INT pins	GND-0.3 to +6.5	V
Storage temperature	T _{STG}	When stored separately, without packaging	-55 to +125	°C

Table 2. Absolute Maximum Rating

5. Recommended Operating Conditions

GND=0 V

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Operating supply voltage Normal mode (2)	V _{ACCSW}	Between V _{DD} and GND	2.5	3.0	5.5	V
Operating supply voltage In case of single supply (V _{DD} = V _{BAT}) (1)	V _{ACC}	Between V _{DD} and GND (V _{DD} = V _{BAT})	1.6	3.0	5.5	V
Backup power supply voltage	V _{BAT}	Between V _{BAT} and GND	1.6	3.0	5.5	V
Temp. compensation voltage	V _{TEM}	Temperature compensation voltage	2.0	3.0	5.5	V
Clock supply voltage	V _{CLK}	—	1.6	3.0	5.5	V
Operating temperature	T _{OPR}	No condensation	−40	+25	+85	°C

Table 3. Recommended Operating Conditions

5.1. I²C-bus active current

Reference characteristic data (Typical)




Figure 3 I²C bus current consumption

6. Frequency Characteristics

GND=0V

Item	Symbol	Condition		Rating	Unit
Frequency stability	$\Delta f / f$	TA	Ta = 0°C to +50°C, VDD = 3.0 V Ta = -40°C to +85°C, VDD = 3.0 V	± 1.9 (*1) ± 3.4 (*2)	$\times 10^{-6}$
		TB	Ta = 0°C to +50°C, VDD = 3.0 V Ta = -40°C to +85°C, VDD = 3.0 V	± 3.8 (*3) ± 5.0 (*4)	
Frequency/voltage characteristics	f / V	Ta = +25°C, VDD = 2.0 V to 5.5 V		± 1.0 Max.	$\times 10^{-6} / V$
Oscillation start time	tSTA	Ta = +25°C, VDD = 1.6 V ~ 5.5 V Ta = -40°C to +85°C, VDD = 1.6 V to 5.5 V		1.0 Max. 3.0 Max.	s
Aging	fa	Ta = +25°C, VDD = 3.0 V, first year		± 3 Max.	$\times 10^{-6} /$ year
Temperature Sensor Accuracy	Temp	VDD = 3.0 V		± 5.0 Max.	°C

*1: Equivalent to ± 5 seconds of month deviation. *2: Equivalent to ± 9 seconds of month deviation.

*3: Equivalent to ± 10 seconds of month deviation. *4: Equivalent to ± 13 seconds of month deviation.

Table 4. Frequency Characteristics

7. Electrical Characteristics

7.1 DC characteristics

Table 5 DC characteristics

*Unless otherwise specified, GND=0V, VDD=VBAT =2.5Vto5.5V, Ta=-40°Cto+85°C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Average Current consumption (1)	IDD1	fsCL = 0 Hz, / INT = VDD FOE = GND, VDD = VBAT	VDD=5 V	0.72	1.50	μA
Average Current consumption (2)	IDD2	FOUT: output OFF (High Z) Compensation interval 2.0 s VDET3 voltage detection time is 2ms	VDD=3 V	0.70	1.40	
Current consumption (3)	IDD3	fsCL = 0 Hz, / INT = VDD FOE = VDD, VDD = VBAT	VDD=5 V	1.60	2.50	μA
Current consumption (4)	IDD4	FOUT: 32.768 kHz, CL = 0pF Compensation interval 2.0 s VDET3 voltage detection time is 2ms	VDD=3 V	1.15	2.40	
Current consumption (5)	IDD5	fsCL = 0 Hz, / INT = VDD FOE = VDD, VDD = VBAT	VDD=5 V	6.70	8.00	μA
Current consumption (6)	IDD6	FOUT: 32.768 kHz, CL = 30pF Compensation interval 2.0 s VDET3 voltage detection time is 2ms	VDD=3 V	4.30	5.50	
Current consumption (7)	IDD7	fsCL = 0 Hz, / INT = VDD FOE = GND, VDD = VBAT	VDD=5 V	0.70	1.45	μA
Current consumption (8)	IDD8	FOUT: output OFF (High Z) Compensation OFF VDET3 voltage detection time is 2ms	VDD=3 V	0.68	1.35	
Peak Current consumption (9)	IDD9	fsCL = 0 Hz, / INT = VDD FOE = GND, VDD = VBAT	VDD=5 V	55	100	μA
Peak Current consumption (10)	IDD10	FOUT: output OFF (High Z) Compensation ON Peak current.	VDD=3 V	50	95	
High-level input voltage	VIH	SCL, SDA, FOE pins	$0.8 \times VDD$		5.5	V
Low-level input voltage	VIL	SCL, SDA, FOE pins	GND - 0.3		$0.2 \times VDD$	V
High-level output voltage	VOH1	FOUT pin	VDD=5 V, IOH=-1 mA	4.5	5.0	V
	VOH2		VDD=3 V, IOH=-1 mA	2.2	3.0	
	VOH3		VDD=3 V, IOH=-100 μA	2.9	3.0	
Low-level output voltage	VOL1	FOUT pin	VDD=5 V, IOL=1 mA	GND	GND+0.5	V
	VOL2		VDD=3 V, IOL=1 mA	GND	GND+0.8	
	VOL3		VDD=3 V, IOL=100 μA	GND	GND+0.1	
	VOL4	/ INT pin	VDD=5 V, IOL=1 mA	GND	GND+0.25	V
	VOL5		VDD=3 V, IOL=1 mA	GND	GND+0.4	
	VOL6	SDA pin	VDD ≥ 2 V, IOL=3 mA	GND	GND+0.4	V
Input leakage current	ILK	FOE, SCL, SDA pins. VIN = VDD or GND	-0.5		0.5	μA
Output leakage current	IOZ	/ INT, SDA, FOUT pins, VOUT = VDD or GND	-0.5		0.5	μA




Figure 4 Definition for Current Consumption


7.2. AC Characteristics

Table 6 AC Characteristics

* Unless otherwise specified,
GND=0V, VDD= 2.5V to 5.5V, Ta=−40°C to +85°C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
SCL clock frequency	fSCL				400	kHz
Start condition setup time	tSU;STA		0.6			μs
Start condition hold time	tHD;STA		0.6			μs
Data setup time	tSU;DAT		100			ns
Data hold time	tHD;DAT		0			ns
Stop condition setup time	tSU;STO		0.6			μs
Bus idle time between start condition and stop condition	tBUF		1.3			μs
Time when SCL = "L"	tLOW		1.3			μs
Time when SCL = "H"	tHIGH		0.6			μs
Rise time for SCL and SDA	tr				0.3	μs
Fall time for SCL and SDA	tph				0.3	μs
Allowable spike time on bus	tSP				50	ns
FOUT duty	tw / t	50% of VDD level	40	50	60	%

Note: These timing specifications are applied in access by 400kHz.

Figure 5 I²C Bus Timing Chart

Warning: When accessing this device, all communication from transmitting the start condition to transmitting the stop condition after access **should be completed within 1 second**. If such communication requires 1 second or longer, the I²C bus interface will be reset by the internal bus timeout function. When bus-time-out occurs, SDA turns to Hi-Z input mode.

Note: During access to the time registers, the time counting is on hold! This means that up to 1 second can be "lost" in case of unsuccessful communication as mentioned above! Please make sure to send I²C start condition before actual transmission of the RTCs slave address as otherwise the slave address appears to be shifted by 1 bit.

8. Functions

8.1. Description of Registers

8.1.1. Write / Read and Bank Select

Address 00h to 0Fh:

Time and date registers have two addresses from 00h to 06h and 10h to 16h (either can be used with equal results).

Addresses 17h to 18h are Temperature Data, Backup power supply control register (See table 8).

8.1.2. Register table (Basic time and calendar registers)

Table 7 Basic Time and Calendar Registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Read	Write
00 or 10	SEC	○	40	20	10	8	4	2	1	P	P
01 or 11	MIN	○	40	20	10	8	4	2	1	P	P
02 or 12	HOUR	○	○	20	10	8	4	2	1	P	P
03 or 13	WEEK	○	6	5	4	3	2	1	0	P	P
04 or 14	DAY	○	○	20	10	8	4	2	1	P	P
05 or 15	MONTH	○	○	○	10	8	4	2	1	P	P
06 or 16	YEAR	80	40	20	10	8	4	2	1	P	P
07	RAM	•	•	•	•	•	•	•	•	P	P
08	MIN Alarm	AE	40	20	10	8	4	2	1	P	P
09	HOUR Alarm	AE	•	20	10	8	4	2	1	P	P
0A	WEEK Alarm	AE	6	5	4	3	2	1	0	P	P
	DAY Alarm		•	20	10	8	4	2	1		
0B or 1B	Timer Counter 0	128	64	32	16	8	4	2	1	P	P
0C or 1C	Timer Counter 1	•	•	•	•	2048	1024	512	256	P	P
0D or 1D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0	P	P
0E or 1E	Flag Register	○	○	UF	TF	AF	○	VLF	VDET	P	P
0F or 1F	Control Register	CSEL1	CSEL0	UIE	TIE	AIE	○	○	RESET	P	P

P: Possible. I: Invalid.

Note After the initial power-up (from 0V) or in case the VLF bit returns "1", make sure to initialize all registers, before using the RTC.

Be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the date or time data is incorrect.

- During the initial power-up, the following are the default settings for the register values.
Initial value = 0: TEST, WADA, USEL, TE, FSEL1, FSEL0, TSEL0, UF, TF, AF, CSEL1, UIE, TIE, AIE, RESET, VDETOFF, SWOFF, BKSMP1, BKSMP0.
Initial value = 1: TSEL1, VLF, VDET, CSEL0.
At this point, all other register values are undefined, so be sure to perform a reset before using the module.
- Only a "0" can be written to the UF, TF, AF, VLF, or VDET bit.
- Any bit marked with "O" should be used with a value of "0" after initialization.
- Any bit marked with "•" is a RAM bit that can be used to read or write any data.
- The TEST bit is used by the manufacturer for testing. Be sure to set "0" for this bit when writing.
- If an alarm function is not used, registers 08h to 0Ah can be used as RAM. Be clear AIE to "0" in before.
- Reading register value of address 0Bh-0Ch is pre-set data.
If a timer function is not used, register of 0Bh to 0Ch can be used as RAM. Be clear TIE to "0" in before.

8.1.3. Temperature Data, Backup power supply control register

Table 8 Temperature Data, Backup power supply control register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Read	Write
17	TEMP	128	64	32	16	8	4	2	1	P	I
18	Backup Function	○	○	○	○	VDET OFF	Swoff	BKSMP1	BKSMP0	P	P
19	Not use	○	○	○	○	○	○	○	○	P	I
1A	Not use	○	○	○	○	○	○	○	○	P	I

P : Possible , I : Invalid

8.1.4. Quick Reference

Table 9 Register Quick Reference

Update interrupt timing		Default
USEL = 0	Once per seconds.	√
USEL = 1	Once per minutes.	
Output Frequency selection		
FSEL1, FSEL0 = 00	32.768 kHz	√
FSEL1, FSEL0 = 01	1024 Hz	
FSEL1, FSEL0 = 10	1 Hz	
FSEL1, FSEL0 = 11	32.768 kHz	
Timer source clock selection.		
TSEL1, TSEL0 = 00	4096 Hz	
TSEL1, TSEL0 = 01	64 Hz	
TSEL1, TSEL0 = 10	Every Seconds update.	√
TSEL1, TSEL0 = 11	Every Minutes update.	
Temperature compensation selection		
CSEL1, CSEL0 = 00	0.5 sec	
CSEL1, CSEL0 = 01	2.0 sec	√
CSEL1, CSEL0 = 10	10 sec	
CSEL1, CSEL0 = 11	30 sec	

8.2. Details of Registers

8.2.1. Clock counter SEC - HOUR

Table 10. Clock Counter Registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
00, 10	SEC	○	40	20	10	8	4	2	1
01, 11	MIN	○	40	20	10	8	4	2	1
02, 12	HOUR	○	○	20	10	8	4	2	1

- Writing access to "o" bit is denied. Read value from "o" bit is 0, always.
- The clock counter counts seconds, minutes, and hours.
- The data format is BCD format. For example, when the "seconds" register value is "0101 1001" it indicates 59 seconds.

*Note with caution that writing non-existent time data may interfere with normal operation of the clock counter.

1) Second counter

Table 11 Second Counter Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
00, 10	SEC	○	40	20	10	8	4	2	1

- The second counter counts from "00" to "01," "02," and up to 59 seconds, after which it starts again from 00 seconds.

2) Minute counter

Table 12 Minute Counter Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
01, 11	MIN	○	40	20	10	8	4	2	1

- The minute counter counts from "00" to "01," "02," and up to 59 minutes, after which it starts again from 00 minutes.

3) Hour counter

Table 13 Hour Counter Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
02, 12	HOUR	○	○	20	10	8	4	2	1

- The hour counter counts from "00" hours to "01," "02," and up to 23 hours, after which it starts again from 00 hours.




Figure 6 32768Hz Divider, Counter, FOUT

8.2.2. Calendar counter (WEEK - YEAR)

Table 14. Calendar counter Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
03, 13	WEEK	○	6	5	4	3	2	1	0

- Writing access to "o" bit is denied. Read value from "o" bit is 0, always.

1) Day of the WEEK counter The

- The day (of the week) is indicated by 7 bits, bit 0 to bit 6.
The day data values are counted as follows: Day 01h→Day 02h→Day 04h→Day 08h→Day 10h→Day 20h→Day 40h→Day 01h→Day 02h, etc.
- The correspondence between days and count values is shown below.

Table 15. Week Counter Register

WEEK	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Day	Data [h]
Write/Read	0	0	0	0	0	0	0	1	Sunday	01 h
	0	0	0	0	0	0	1	0	Monday	02 h
	0	0	0	0	0	1	0	0	Tuesday	04 h
	0	0	0	0	1	0	0	0	Wednesday	08 h
	0	0	0	1	0	0	0	0	Thursday	10 h
	0	0	1	0	0	0	0	0	Friday	20 h
	0	1	0	0	0	0	0	0	Saturday	40 h
Write prohibit	* Do not set "1" to more than one day at the same time. Also, note with caution that any setting other than the seven shown above should not be made as it may interfere with normal operation.								—	—

Table 16. Date Counter Registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
04, 14	DAY	○	○	20	10	8	4	2	1
05, 15	MONTH	○	○	○	10	8	4	2	1
06, 16	YEAR	80	40	20	10	8	4	2	1

Writing access to "o" bit is denied. Read value from "o" bit is 0, always.

- The auto calendar function updates all dates, months, and years 2001 to 28th February 2100 correctly.
2100 is not leap year. But almost RTC-module doesn't skip Feb-29 in 2100.
- The data format is BCD format. For example, a date register value of "0011 0001" indicates the 31st.

Note: with caution that writing non-existed date data may interfere with normal operation of the calendar counter.

2) Date counter

Table 17 Day Counter Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
04, 14	DAY	○	○	20	10	8	4	2	1

- The updating of dates by the date counter varies according to the month setting.
- * A leap year is set whenever the year value is a multiple of four (such as 04, 08, 12, 88, 92, or 96). In February of a leap year, the counter counts date in the sequence of "01," "02," "03," to "28," "29," "01," etc.

Table 18. Date update pattern

DAY	Month	Date update pattern
Write/Read	1, 3, 5, 7, 8, 10, or 12	01, 02, 03 ~ 30, 31, 01 ~
	4, 6, 9, or 11	01, 02, 03 ~ 30, 01, 02 ~
	February in normal year	01, 02, 03 ~ 28, 01, 02 ~
	February in leap year	01, 02, 03 ~ 28, 29, 01 ~

3) Month counter

Table 19. Month counter Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
05, 15	MONTH	○	○	○	10	8	4	2	1

- The month counter counts from 01 (January), 02 (February), and up to 12 (December), then starts again at 01 (January).

4) Year counter

Table 20 Year Counter Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
06, 16	YEAR	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1

- The year counter counts from 00, 01, 02 and up to 99, then starts again at 00.
- Any year that is a multiple of four (04, 08, 12, 88, 92, 96, etc.) is handled as a leap year.

8.2.3. Alarm registers

Table 21 Alarm Registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
08	MIN Alarm	AE	40	20	10	8	4	2	1
09	HOUR Alarm	AE	•	20	10	8	4	2	1
0A	WEEK Alarm	AE	6	5	4	3	2	1	0
	DAY Alarm		•	20	10	8	4	2	1

- The alarm interrupt function is used, along with the **AEI, AF, and WADA bits**, to set alarms for specified date, day, hour, and minute values.
- When the settings in the above alarm registers and the WADA bit match the current time, the /INT pin goes to low level and "1" is set to the AF bit to report that an alarm interrupt event has occurred.

8.2.4. Fixed-cycle timer control registers

Table 22 Fixed-cycle timer control registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0B, 1B	Timer Counter 0	128	64	32	16	8	4	2	1
0C, 1C	Timer Counter 1	•	•	•	•	2048	1024	512	256

- These registers are used to set the preset countdown value for the fixed-cycle timer interrupt function. The **TE, TF, TIE, and TSEL0/1 bits** are also used to set the fixed-cycle timer interrupt function.

- When the value in the above fixed-cycle timer control register changes from 001h to 000h, the /INT pin goes to low level and "1" is set to the TF bit to report that a fixed-cycle timer interrupt event has occurred.

8.2.5. Extension registers

Table 23 Extension Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0D, 1D	Extension Register (Default)	TEST (0)	WADA (-)	USEL (-)	TE (-)	FSEL1 (0)	FSEL0 (0)	TSEL1 (-)	TSEL0 (-)

The default value is the value that is read (or is set internally) after powering up from 0 V

Be sure to always write "0" to TEST bit.

"-" indicates a default value is undefined.

- This register is used to specify the target for the alarm function or time update interrupt function and to select or set operations such as fixed-cycle timer operations.

1) TEST bit

This is the manufacturer's test bit. Its value should always be "0".

Be careful to avoid writing "1" to this bit when writing to other bits.

Table 24 TEST bit

TEST	Data	Description
Write/Read	0	Normal operation mode *Default
	1	Setting prohibited (manufacturer's test bit)

2) WADA (Week Alarm/Day Alarm) bit

This bit is used to specify either WEEK or DAY as the target of the alarm interrupt function.

Writing "1" to this bit specifies a DAY alarm, it means that the alarm interrupt refers to the specific date in the Day register at the address of 1A.

Writing "0" to this bit specifies a WEEK alarm, so an alarm interrupt is only generated when the set time is reached on a dedicated day of a week, which refers to the day of week in the Week register at the address of 1A.

3) USEL (Update Interrupt Select) bit

This bit is used to define if the RTC should output a "second update" or "minute update" interrupt, allowing to actively synchronize external devices with the time registers of the RTC.

Table 25 USEL bit

USEL	Data	update interrupts	Auto reset time. tRTN
Write/Read	0	second update *Default	500 ms
	1	minute update	Min. 7.813 ms

4) TE (Timer Enable) bit

This bit controls the start/stop setting for the fixed-cycle timer interrupt function.

Writing a "1" to this bit enables the fixed-cycle timer interrupt function (a countdown starts from a preset value).

Writing a "0" to this bit stops/disables the fixed-cycle timer interrupt function.

5) FSEL0,1 (FOUT frequency Select 0, 1) bits

The combination of these two bits is used to set the FOUT frequency.

Note: The output with each selected frequency is temperature compensated.

Table 26 FSEL bits

FSEL0,1	FSEL1 (bit 3)	FSEL0 (bit 2)	FOUT frequency
Write/Read	0	0	32768HzOutput *Default
	0	1	1024HzOutput
	1	0	1HzOutput
	1	1	32768HzOutput

6) TSEL0,1 (Timer Select 0, 1) bits

The combination of these two bits is used to set the countdown period (source clock) for the fixed-cycle timer interrupt function (four settings can be made).

Table 27 TSEL bits

TSEL0,1	TSEL1 (bit 1)	TSEL0 (bit 0)	Source clock
Write/Read	0	0	4096 Hz / Once per 244.14 μ s
	0	1	64 Hz / Once per 15.625 ms
	1	0	"Second" update / Once per second
	1	1	"Minute" update / Once per minute

8.2.6. Flag register

Table 28 Flag Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0E, 1E	Flag register (Default)	○ (0)	○ (0)	UF (-)	TF (-)	AF (-)	○ (0)	VLF (1)	VDET (1)

Default is values loaded automatically after power ON from 0V.

Writing access to "o" bit is denied. Read value from "o" bit is 0, always.

"—" indicates a default value which is undefined.

1) VLF (Voltage Low Flag) bit

VLF indicates the retained reliability of clock functions and internal data.

When VLF was set to "1", it indicates that both memorized data and clock calendar data is likely lost.

The condition of VLF=1 can be one of 3 factors.

1 Supply voltage dropping to less than 1.6V(VCLK) was detected.

VLF-voltage is detected any time. The detection rate is about 1ms to 10ms per detection.

2 The internal crystal oscillation was stopped. This detector is active in anytime.

Detection speed is about 100ms.

Once VLF value was set to "1", its "1" is retained until a "0" is written to it.

After initial power ON from 0 V, make sure VLF was set to "1".

3 The Power-On-Reset is executed when the cold-start occurs.

Table 29 VLF bit

VLF	Data	Description
Write	0	The VLF bit is cleared to zero to prepare for the next status detection.
	1	Invalid (writing a 1 will be ignored)!
Read	0	No supply voltage drop occurred, so data are not compromised.
	1	Low voltage has been detected, so data loss might have occurred, and time information might be compromised. All registers must be initialized. This setting is retained until "0" is written to this bit.

2) VDET (Voltage Detection Flag) bit

VDET indicates the retained reliability of temperature compensation.

When VDET was set to "1", it indicates that the clock stability history is likely lost.

The factor of VDET: Supply voltage dropping to less than 1.95V(VDET) was detected.

VDET is detected in every temperature compensation timing. Detection speed is about 1ms to 10ms.

Once VDET value is "1", VDET is retained until a "0" is written to it.

After powering up from 0 V, make sure to set this bit to "1".

Table 30 VDET bit

VDET	Data	Description
Write	0	The VDET bit is cleared to zero to prepare for the next low voltage detection.
	1	Invalid (writing a 1 will be ignored)!
Read	0	Temperature compensation is normal.
	1	Temperature compensation has been stopped.

3) UF (Update Flag) bit

If set to "0" beforehand, then the flag changes from "0" to 1" when a time update interrupt event occurs. Once this flag bit's value is "1", its value is retained until "0" is written to it.

* For details, see "8.4. Time Update Interrupt Function".

4) TF (Timer Flag) bit

If set to "0" beforehand, then the flag changes from "0" to 1" when a fixed-cycle timer interrupt event occurs. Once this flag bit's value is "1", its value is retained until "0" is written to it.

* For details, see "8.3. Fixed-cycle Timer Interrupt Function".

5) AF (Alarm Flag) bit

If set to "0" beforehand, then the flag changes from "0" to 1" when an alarm interrupt event occurs. Once this flag bit's value is "1", its value is retained until "0" is written to it.

* For details, see "8.5. Alarm Interrupt Function".

8.2.7. Control register

Table 31 Control Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0F, 1F	Control Register Default value	CSEL1 0	CSEL0 1	UIE 0	TIE 0	AIE 0	○ 0	○ 0	RESET 0

The default value is the value that is read (or is set internally) after powering up from 0 V.

Writing access to "o" bit is denied. Read value from "o" bit is 0, always.

1) CSEL0,1 (Compensation interval Select 0, 1) bits

The combination of these two bits is used to set the temperature compensation interval.

Table 32 CSEL bits

CSEL0,1	CSEL1 Bit 7	CSEL0 Bit 6	Compensation interval
Write/Read	0	0	0.5 s
	0	1	2.0 s Default
	1	0	10 s
	1	1	30 s

2) UIE (Update Interrupt Enable) bit

When a time update interrupt event is generated (when the UF bit value changes from "0" to "1"), UIE bit specifies if an interrupt signal is generated (/INT status changes from Hi-Z to low) or is not generated (/INT status remains Hi-Z).

When "1" is written to this bit, an interrupt signal is generated (/INT status changes from Hi-Z to low) when an interrupt event is generated.

When "0" is written to this bit, no interrupt signal is generated even if an interrupt event occurs.

Table 33 UIE bit

UIE	Data	Function
Write/Read	0	When a time update interrupt event occurs, an interrupt signal is not generated or is canceled (/INT status changes from low to Hi-Z).
	1	When a time update interrupt event occurs, an interrupt signal is generated (/INT status changes from Hi-Z to low). * When a time update interrupt event occurs, low-level output from the /INTpin occurs only when the value of the control register's UIE bit is "1". This /INT status is automatically cleared (/INT status changes from low to Hi-Z) earliest 7.813ms after the interrupt occurs.

3) TIE (Timer Interrupt Enable) bit

When a fixed-cycle timer interrupt event occurs (when the TF bit value changes from "0" to "1"), this bit's value specifies if an interrupt signal is generated (/INT status changes from Hi-Z to low) or is not generated (/INT status remains Hi-Z). When "1" is written to this bit, an interrupt signal is generated (/INT status changes from Hi-Z to low) when an interrupt event occurs.

When "0" is written to this bit, no interrupt signal is generated when an interrupt event occurs.

Table 34 TIE bit

TIE	Data	Function
Write/Read	0	When a fixed-cycle timer interrupt event occurs, an interrupt signal is not generated or is canceled (/INT status changes from low to Hi-Z).
	1	When a fixed-cycle timer interrupt event occurs, an interrupt signal is generated (/INT status changes from Hi-Z to low). * When a fixed-cycle timer interrupt event occurs, low-level output from the /INT pin is generated only if the value of the control register's TIE bit is "1". The /INT status is automatically cleared (/INT status changes from low to Hi-Z) at the earliest 7.813 ms after the interrupt occurs.

4) AIE (Alarm Interrupt Enable) bit

When an alarm timer interrupt event occurs (when the AF bit value changes from "0" to "1"), this bit's value specifies if an interrupt signal is generated (/INT status changes from Hi-Z to low) or is not generated (/INT status remains Hi-Z).

When "1" is written to this bit, an interrupt signal is generated (/INT status changes from Hi-Z to low) when an interrupt event occurs.

When "0" is written to this bit, no interrupt signal is generated when an interrupt event occurs.

Table 35 AIE bit

AIE	Data	Function
Write/Read	0	When an alarm interrupt event occurs, an interrupt signal is not generated or is canceled (/INT status changes from low to Hi-Z).
	1	When an alarm interrupt event occurs, an interrupt signal is generated (/INT status changes from Hi-Z to low). * When an alarm interrupt event occurs, the low-level output from the /INT pin is generated only if the value of the control register's AIE bit is "1". This setting is retained until the AF bit value is cleared to zero. (No automatic cancellation)

* For details, see "8.5. Alarm Interrupt Function".

[Note]

- (1) The /INT pin is a shared interrupt output pin for three types of interrupt events. It outputs the "OR" result of these interrupt outputs. When an interrupt has occurred (when the /INT pin is at low level), read the flags of UF, TF, AF to determine which event just occurs. (this indicates which type of interrupt event has occurred).
- (2) The status of update interrupt, timer interrupt and alarm interrupt can be checked by software polling without using the /INT pin. In this case, write "0" into UIE, TIE, and AIE bits to avoid physical interrupt generation and thus reduce power consumption.

5) RESET bit

RESET bit was prepared for the synchronized starting of time or timer.
The detailed function of reset.

For example:

S is start condition. P is stop condition. RS is re-start condition.

S---Slave address(w)---ACK1---0Fh---ACK2---01h---ACK3---RS---R/W access---P.

RESET-bit is set at ACK3 to arm the function of reset, but RESET doesn't execute.

After setting RESET, RESET-function executes momentarily at next P, and then RESET-bit clears automatically.

RESET area of circuit is the count-down-chain of from 16kHz to 2Hz, all registers of related dividers are cleared.

Therefore, RESET function does not affect 32kHz output.

Next updated timing of a Seconds counter is aligned with the trigger of RESET.

That shifting range of the next edge of the seconds counter is 0 ms ~ (1000 ms – 30.5 μs) from the ideal 1000 ms.

RESET affects time update interruption, alarm, and timer.

RESET can align the internal 1 Hz timing to the external reference only within the resolution of the 32.768 kHz divider – and that resolution is exactly $1 / 32,768 \text{ Hz} = 30.5 \mu\text{s}$.

After RESET executes at STOP of I2C, the timing of the next 1 Hz (seconds) edge will occur within a range of 999.9695 ms (1000 ms – one 32.768 kHz clock period, the worst case) to 1000 ms (The best case).

Note:

RESET is not released by the reception of a RE-START condition before receiving a STOP condition. Unnecessary use of RESET will be the cause of delay error of Calendar and Clock.

8.2.8. Temperature Data register

Table 36 Temperature Data Register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
17	TEMP	128	64	32	16	8	4	2	1

1) Temperature Data register

This register can be used to read digital temperature data.

The temperature data are updated during operation of the temperature compensation circuit. You can make a conversion to a centigrade through temperature data by calculating in the following expression.

$$\text{Temperature}[^{\circ}\text{C}] = (\text{TEMP}[7:0] * 2 - 187.19) / 3.218$$

8.2.9. Backup power supply control register

Table 37 Backup power supply control register

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
18	Backup Function	○	○	○	○	VDET OFF	SWOFF	BKSMP1	BKSMP0

This register controls the functionality of the power switchover and backup function.

1) VDETOFF bit (Voltage Detector OFF)

This bit controls the voltage detection circuit of the main power supply V_{DD} .

For details, see “8.8.5. Related registers of the backup power supply switchover function”

2) SWOFF bit (Switch OFF)

This bit controls the internal P-MOS switch for preventing back flow.

For details, see “8.8.5. Related registers of the backup power supply switchover function”.

3) BKSMP1, BKSMP0 bit (Backup mode Sampling time)

These bits control the operation time when to be intermittently driven the V_{DD} voltage detection.

For details, see “8.8.5. Related registers of the backup power supply switchover function”

8.3. Fixed Cycle Timer Interrupt Function

This interruption is released automatically, that is most suitable for a wakeup timer or an interval operation system.

The fixed-cycle timer interrupt generation function generates an interrupt event periodically at any fixed cycle set between 244.14μs and 4095 minutes.

When an interrupt is generated, the /INT pin goes to low level and "1" is set to the TF bit to report that an event has occurred. (However, when a fixed-cycle timer interrupt event is generated, the /INT pin outputs a low-level signal only if the TIE bit in the control register is set to '1'. Earliest 7.813 ms after the interrupt occurs, the /INT status is automatically cleared (/INT status changes from low-level to Hi-Z).




Figure 7 Wakeup Timer Interrupt.

8.3.1. Diagram of fixed-cycle timer interrupt function




Figure 8 Fixed-cycle Timer Interrupt Timing Chart.

- (1) When "1" is written to the TE bit, the fixed-cycle timer countdown starts from the preset value.
- (2) A fixed-cycle timer interrupt event starts counting down based on the countdown period (source clock). When the count value changes from 001h to 000h, an interrupt event occurs.
* After interrupting of the event, the counter automatically reloads the preset value and again starts counting down. (Repeated operation)
- (3) When a fixed-cycle timer interrupt event occurs, TF bit is internally set to "1".
- (4) After the TF bit = "1", its value is retained until it is cleared to zero.
- (5) If the TIE bit = "1" when a fixed-cycle timer interrupt occurs, /INT pin output goes to the status of Low. * If the TIE bit = "0" when a fixed-cycle timer interrupt occurs, /INT pin output remains Hi-Z.

- (6) Output from the /INT pin remains low during the tRTN period following each event. It automatically returns to Hi-Z status after the duration of tRTN.
* /INT is again set to low when the next interrupt event occurs.
- (7) When a "0" is written to the TE bit, the fixed-cycle timer function is stopped, and the /INT pin is set to Hi-Z status.
* The tRTN period will be the maximum waiting time before the /INT pin status changes from Low to Hi-Z even when the fixed-cycle timer function is just stopped and /INT still keeps its Low status.
- (8) As long as /INT=low, the /INT pin status does not change immediately when the TF bit value is reset. tRTN is still valid to hold the pin status no matter if it is resetting the TF bit.
- (9) When /INT=low, the /INT pin status changes from low to Hi-Z as soon as the TIE bit value changes from "1" to "0".




Figure 9 Fixed-cycle Timer Interrupt Block Diagram

8.3.2. Related registers for function of Fixed-cycle Timer Interrupt

Table 38 Related registers for function of Fixed-cycle Timer Interrupt.

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0B, 1B	Timer Counter 0	128	64	32	16	8	4	2	1
0C, 1C	Timer Counter 1	•	•	•	•	2048	1024	512	256
0D, 1D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E, 1E	Flag Register	◦	◦	UF	TF	AF	EVF	VLf	VDET
0F, 1F	Control Register	CSEL1	CSEL0	UIE	TIE	AIE	EIE	◦	RESET

Writing access to "o" bit is denied. Read value from "o" bit is 0, always.

Bits marked with "•" are RAM bits that can contain any value and are read/write-accessible.

Before entering settings for operations, we recommend writing "0" to the TE and TIE bits to prevent hardware interrupts from occurring inadvertently while entering settings.

When the RESET bit value is "1" the time update the fixed-cycle timer function does a temporary stop.

When the fixed-cycle timer interrupt function is not being used, the fixed-cycle timer control register (0Bh to 0Ch) can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits.

1) TSEL0,1 bits (Timer Select 0, 1)

The combination of these two bits is used to set the countdown period (source clock) for the fixed-cycle timer interrupt function (four settings can be made).

Table 39 TSEL bits

TSEL0,1	TSEL1 Bit 1	TSEL0 Bit 0	Source clock	Auto reset time tRTN (Min.)	Effects of RESET bits
Write/Read	0	0	4096 Hz / Once per 244.14 μ s	122 μ s	* Does not operate when the RESET bit value is "1".
	0	1	64 Hz / Once per 15.625 ms	7.813ms	
	1	0	"Second" update / Once per second	7.813ms	
	1	1	"Minute" update / Once per minute	7.813ms	

- *1) The /INT pin's auto reset time (tRTN) varies as shown above according to the source clock setting.
- *2) When the source clock has been set to "second update" or "minute update", the timing of both countdown and interrupts is coordinated with the clock update timing.

2) Fixed-cycle Timer Control register (Reg - 0Bhto0Ch)

This register is used to set the default (preset) value for the counter. Any count value from 1(001h) to 4095(FFFh) can be set. The counter counts down based on the source clock's period, and when the count value changes from 001h to 000h, the TF bit value becomes "1". The countdown always starts from the preset value when the TE bit changes from '0' to '1'. Be sure to write "0" to the TE bit before writing a value into the timer counter register. If the preset value is written while TE = "1", the first subsequent event will not be generated correctly.

Table 40 Timer Counter Registers

Address 0C,1C Timer Counter 1								Address 0B,1B Timer Counter 0							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
•	•	•	•	2048	1024	512	256	128	64	32	16	8	4	2	1

3) TE (Timer Enable) bit

This bit controls the start/stop setting for the fixed-cycle timer interrupt function.

Table 41 TE bit

TE	Data	Description
Write/Read	0	Stops fixed-cycle timer interrupt function.
	1	Starts fixed-cycle timer interrupt function. * The countdown always starts from the preset value when the TE bit changes from '0' to '1'.

4) TF (Timer Flag) bit

If set to "0" beforehand, this flag bit's value will change from "0" to "1" when a fixed-cycle timer interrupt event has occurred. Once this flag bit's value is "1", its value is retained until a "0" is written to it.

Table 42 TF bit

TF	Data	Description
Write	0	The TF bit is cleared to zero to prepare for the next status detection. When the TF bit is cleared to zero in tRTN, the /INT status does not release from active Low immediately. It must wait until the end of tRTN.
	1	Invalid (writing a 1 will be ignored)!
Read	0	Fixed-cycle timer interrupt events are not detected.
	1	Fixed-cycle timer interrupt events are detected. (The responded flag is retained until this bit is cleared to zero.)

5) TIE (Timer Interrupt Enable) bit

When a fixed-cycle timer interrupt event occurs—indicated by the TF bit changing from '0' to '1'—the value of this bit specifies whether an interrupt signal is issued (/INT transitions from Hi-Z to low) or not issued (/INT remains in the Hi-Z state).

Table 43 TIE bit

TIE	Data	Description
Write/Read	0	1) When a fixed-cycle timer interrupt event occurs, an interrupt signal is not generated or is canceled (/INT status remains Hi-Z). 2) When a fixed-cycle timer interrupt event occurs, the interrupt signal is canceled (/INT status changes from low to Hi-Z). * Even when the TIE bit value is "0", another interrupt event may change the /INT status to low (or may hold /INT = "L").
	1	When a fixed-cycle timer interrupt event occurs, an interrupt signal is generated (/INT status changes from Hi-Z to low). * When a fixed-cycle timer interrupt event has been generated, low-level output from the /INT pin occurs only when the value of the control register's TIE bit is "1". Earliest 7.813 ms the interrupt occurs, the /INT status is automatically cleared (/INT status changes from low to Hi-Z).

8.3.3. Fixed-cycle timer interrupt interval (example)

Table 44 Fixed-cycle timer interrupt interval

Timer Counter setting	Source clock			
	4096 Hz TSEL1,0 = 0,0	64 Hz TSEL1,0 = 0,1	"Second" update TSEL1,0 = 1,0	"Minute" update TSEL1,0 = 1,1
0	—	—	—	—
1	244.14 μ s	15.625 ms	1 s	1 min
2	488.28 μ s	31.25 ms	2 s	2 min
⋮	⋮	⋮	⋮	⋮
41	10.010 ms	640.63 ms	41 s	41 min
205	50.049 ms	3.203 s	205 s	205 min
410	100.10 ms	6.406 s	410 s	410 min
2048	500.00 ms	32.000 s	2048 s	2048 min
⋮	⋮	⋮	⋮	⋮
4095	0.9998 s	63.984 s	4095 s	4095 min

- Time error in fixed-cycle timer

A time error in the fixed-cycle timer will produce a positive or negative time period error in the selected source clock.

8.3.4. Fixed-cycle timer start timing.

Counting down of the fixed-cycle timer value starts at the rising edge of the SCL signal that occurs when the TE value is changed from "0" to "1" (after bit 0 (TSEL0) is transferred).




Figure 10 Fixed-cycle Timer start-timing.




Figure 11 An error of first count down.

8.4. Time Update Interrupt Function

The time update interrupt function generates interrupt events at one-second or one-minute intervals, according to the timing of the internal clock.

When an interrupt event occurs, the UF bit value becomes "1" and the /INT pin goes to low level to indicate that an event has occurred. (However, when a time update interrupt event has been generated, low-level output from the /INT pin occurs only when the value of the control register's UIE bit is "1". This /INT status is automatically cleared (/INT status changes from low level to Hi-Z) earliest 7.813ms (fixed value) after the interrupt occurs.




Figure 12 Time Update Interrupt

8.4.1. Time update interrupt function diagram




Figure 13 Time Update Interrupt Timing Chart.

- (1) A time update interrupt event occurs when the internal clock's value matches either the second update time or the minute update time. The USEL bit's specification determines whether it is the second update time or the minute update time that must be matched.
- (2) When a time update interrupt event occurs, the UF bit value becomes "1".
- (3) When the UF bit value is "1", its value is retained until it is cleared to zero.
- (4) When a time update interrupt occurs, /INT pin output is low if UIE = "1".
 - * If UIE = "0" when a timer update interrupt occurs, the /INT pin status remains Hi-Z.
- (5) Each time an event occurs, /INT pin output is low only up to the tRTN time (which is fixed as 7.813 ms for time update interrupts) after waiting for the tRTN time, it is automatically cleared to Hi-Z.
 - * /INT pin output goes low again when the next interrupt event occurs.
- (6) When UF bit cleared to zero, /INT returns to Hi-Z immediately.
- (7) When /INT=low, the /INT pin status changes from low to Hi-Z as soon as the UIE bit value changes from "1" to "0".




Figure 14 Time Update Interrupt Block Diagram

8.4.2. Related registers for time update interrupt functions.

Table 45 Related registers for time update interrupt functions.

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0D, 1D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E, 1E	Flag Register	○	○	UF	TF	AF	○	VLF	VDET
0F, 1F	Control Register	CSEL1	CSEL0	UIE	TIE	AIE	○	○	RESET

Writing access to "o" bit is denied. Read value from "o" bit is 0, always.

Before entering settings for operations, we recommend writing a "0" to the UIE bit to prevent hardware interruptions from occurring inadvertently while entering settings.

When the RESET bit value is "1" time update interrupt events do not occur.

Although the time update interrupt function cannot be fully stopped, if "0" is written to the UIE bit, the time update interrupt function can be prevented from changing the /INT pin status to low.

1) USEL (Update Interrupt Select) bit

This bit is used to select "second" update or "minute" update as the timing for generation of time update interrupt events.

Table 46 USEL bit.

USEL	Data	Description
Write/Read	0	Selects "second update" (once per second) as the timing for generation of interrupt events
	1	Selects "minute update" (once per minute) as the timing for generation of interrupt events

2) UF (Update Flag) bit

Once it has been set to "0", this flag bit value changes from "0" to "1" when a time update interrupt event occurs. When this flag bit = "1" its value is retained until a "0" is written to it.

Table 47 UF bit

UF	Data	Description
Write	0	The UF bit is cleared to zero to prepare for the next status detection. when UF bit cleared to zero, /INT return to Hi-Z immediately.
	1	Invalid (writing a 1 will be ignored)!
Read	0	Time update interrupt events are not detected.
	1	Time update interrupt events are detected. (The result is retained until this bit is cleared to zero.)

3) UIE (Update Interrupt Enable) bit

When a time update interrupt event occurs (UF bit value changes from "0" to "1"), this bit selects whether to outputs a Low interrupt signal or not to output it.

Table 48 UIE bit

UIE	Data	Description
Write/Read	0	1) Does not generate an interrupt signal when a time update interrupt event occurs (/INT remains Hi-Z) 2) Cancels interrupt signal triggered by time update interrupt event (/INT changes from low to Hi-Z). * Even when the UIE bit value is "0" another interrupt event may change the /INT status to low (or may hold /INT = "L").
	1	When a time update interrupt event occurs, an interrupt signal is generated (/INT status changes from Hi-Z to low). * When a time update interrupt event occurs, low-level output from the /INT pin occurs only when the UIE bit value is "1". Earliest 7.813ms after the interrupt occurs, the /INT status is automatically cleared (/INT status changes from low to Hi-Z).

8.5. Alarm Interrupt Function

The alarm interrupt generation function generates interrupt events for alarm settings such as date, day, hour, and minute settings. When an interrupt event occurs, the AF bit value is set to "1" and the /INT pin goes to low level to indicate that an event has occurred.




Figure 15 Alarm Interrupt

8.5.1. Diagram of alarm interrupt function




Figure 16 Alarm Interrupt Timing Chart.

- (1) The minute, hour, day and date, when an alarm interrupt event is supposed to occur has to be set in advance, along with the WADA bit (Note) Even if the current date/time is used as the setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).
- (2) When a time update interrupt event occurs, the AF bit values set to "1".
- (3) When the AF bit = "1", its value is retained until it is cleared to zero.
- (4) If AIE = 1 when an alarm interrupt occurs, the /INT pin is asserted low. Once the alarm interrupt event occurs, the /INT pin remains low until the condition is cleared by resetting either the AF bit or the AIE bit.
- (5) If the AIE value is changed from "1" to "0" while /INT is low, the /INT status immediately changes from low to Hi-Z. After the alarm

interrupt occurs and before the AF bit value is cleared to zero, the /INT status can be controlled via the AIE bit.

- (6) If the AF bit value is changed from "1" to "0" while /INT is low, the /INT status immediately changes from low to Hi-Z.
- (7) If the AIE bit value is "0" when an alarm interrupt occurs, the /INT pin status remains Hi-Z.




Figure 17 Alarm Interrupt Block Diagram

8.5.2. Related registers

Table 49 Alarm Related Registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
01, 11	MIN	○	40	20	10	8	4	2	1
02, 12	HOUR	○	○	20	10	8	4	2	1
03, 13	WEEK	○	6	5	4	3	2	1	0
04, 14	DAY	○	○	20	10	8	4	2	1
08	MIN Alarm	AE	40	20	10	8	4	2	1
09	HOUR Alarm	AE	•	20	10	8	4	2	1
0A	WEEK Alarm	AE	6	5	4	3	2	1	0
	DAY Alarm	AE	•	20	10	8	4	2	1
0D, 1D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E, 1E	Flag Register	○	○	UF	TF	AF	○	VLF	VDET
0F, 1F	Control Register	CSEL1	CSEL0	UIE	TIE	AIE	○	○	RESET

Writing access to "o" bit is denied. Read value from "o" bit is 0, always.

Bits marked with "•" are RAM bits that can contain any value and are read/write-accessible.

Before entering settings for operations, we recommend writing a "0" to the AIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.

When the alarm interrupt function is not being used, the Alarm registers (Reg – 08h to 0Ah) can be used as a RAM register. In such cases, be sure to write "0" to the AIE bit.

When the AIE bit value is "1" and the Alarm registers (Reg – 08h to 0Ah) is

being used as a RAM register, /INT may be assert to low level unintentionally.

1) WADA (Week Alarm /Day Alarm) bit

The alarm interrupt function uses either "Day" or "Week" as its target. The WADA bit is used to specify either WEEK or DAY as the target for alarm interrupt events.

Table 50 WADA bit

WADA	Data	Description
Write/Read	0	Sets WEEK as target of alarm function (DAY setting is ignored)
	1	Sets DAY as target of alarm function (WEEK setting is ignored)

2) Alarm registers

Table 51 Alarm Registers

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
08	MIN Alarm	AE	40	20	10	8	4	2	1
09	HOUR Alarm	AE	•	20	10	8	4	2	1
0A	WEEK Alarm	AE	6	5	4	3	2	1	0
	DAY Alarm		•	20	10	8	4	2	1

The minute, hour, day and date when an alarm interrupt event will occur is set using this register and the WADA bit.

In the WEEK alarm /Day alarm register (Reg - 0Ah), the setting selected via the WADA bit determines whether WEEK alarm data or DAY alarm data will be set. If WEEK has been selected via the WADA bit, multiple days can be set (such as Monday, Wednesday, Friday, Saturday).

When the settings made in the alarm registers and the WADA bit match the current time, the AF bit value is changed to "1". At that time, if the AIE bit value has already been set to "1", the /INT pin goes low.

Note: AE-bit is low active, so in order to enable 1 interrupt every hour once the actual minutes match the alarm setting, it is necessary to set the AE of register 08h to 0 and the AE of 09h and 0Ah to 1.

In order to generate an alarm interrupt only once a week, all 3 AE-bits have to be set "0".

- The alarm function is not a HW feature but software function inside the RTC!
- In case "AE" bit of register 0Ah is set to "1", the day will be ignored, and an interrupt occurs once the actual time matches the minutes and/or hour setting of the alarm register.

(Example) Write 80h (AE = "1") to the WEEK Alarm /DAY Alarm register (Reg - 0Ah): Only the hour and minute settings are used as alarm comparison targets. The week and date settings are not used as alarm comparison targets.

As a result, alarm occurs if only the hour and minute values match the alarm data.

- If all three AE bit values are "1", the week/date and time settings are ignored, then an alarm interrupt event will occur once per minute.

3) AF (Alarm Flag) bit

When this flag bit value is already set to "0", occurrence of an alarm interrupt event changes it to "1". When this flag bit value is "1", its value is retained until a "0" is written to it.

Table 52 AF bit

AF	Data	Description
Write	0	The AF bit is cleared to zero to prepare for the next status detection. * When the AF bit is cleared to zero, the /INT release to Hi-Z from active Low of Alarm event.
	1	Invalid (writing a 1 will be ignored)!
Read	0	Alarm interrupt events are not detected.
	1	Alarm interrupt events are detected. (Result is retained until this bit is cleared to zero.)

4) AIE (Alarm Interrupt Enable) bit

When an alarm interrupt event occurs (when the AF bit value changes from "0" to "1"), this bit's value specifies whether an interrupt signal is generated (/INT status changes from Hi-Z to low) or is not generated (/INT status remains Hi-Z).

Table 53 AIE bit

AIE	Data	Description
Write/Read	0	1) When an alarm interrupt event occurs, an interrupt signal is not generated or is canceled (/INT status remains Hi-Z). 2) When an alarm interrupt event occurs, the interrupt signal is canceled (/INT status changes from low to Hi-Z). * Even when the AIE bit value is "0" another interrupt event may change the /INT status to low (or may hold /INT = "L").
	1	When an alarm interrupt event occurs, an interrupt signal is generated (/INT status changes from Hi-Z to low). * When an alarm interrupt event occurs, low-level output from the /INT pin occurs only when the AIE bit value is "1". This value is retained (not automatically cleared) until the AF bit is cleared to zero.

8.5.3. Examples of alarm settings

1) Example of alarm settings when "Day" has been specified (and WADA bit="0")

Table 54 Examples of alarm setting 1

Day is specified. WADA bit = "0"	Reg - A								Reg - 9	Reg - 8
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	HOUR Alarm	MIN Alarm
	AE	S	F	T	W	T	M	S		
Monday through Friday, at 7:00 AM * Minute value is ignored	0	0	1	1	1	1	1	0	07 h	AE = 1
Every Saturday and Sunday, for 30 minutes each hour * Hour value is ignored	0	1	0	0	0	0	0	1	AE = 1	30 h
Every day, at 6:59 PM	0 1	1 X	1 X	1 X	1 X	1 X	1 X	1 X	18 h	59 h

X: Don't care.

2) Example of alarm settings when "Day" has been specified (and WADA bit="1")

Table 55 Examples of alarm setting 2

Day is specified. WADA bit = "1"	Reg - A								Reg - 9	Reg - 8
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	HOUR Alarm	MIN Alarm
	AE	•	20	10	08	04	02	01		
First of each month, at 7:00 AM * Minute value is ignored	0	0	0	0	0	0	0	1	07 h	AE = 1
15 th of each month, for 30 minutes each hour * Hour value is ignored	0	0	0	1	0	1	0	1	AE = 1	30 h
Every day, at 6:59 PM	1	X	X	X	X	X	X	X	18 h	59 h

X: Don't care.

8.6. The interrupt functions via /INT-pin or polling.

1) How to identify events when the interruption occurred.

/INT output pin is common output terminal of interrupt events of three types (Fixed-cycle timer interrupt, Alarm interrupt, Time update interrupt).

When INT asserted to Low, the system can determine in which interruption occurred, by confirming status of (TF, AF, UF).

2) The method of detection of interruption with not using an INT output.

1. Be left open INT.
2. Clear TIE, AIE, and UIE bits to 0.
3. Regularly/irregularly monitor the TF, AF, UF. (Polling).

8.7. Temperature compensation function.

8.7.1. overview

During the production process of the RTC, we program the individual characteristics of the built-in crystal into the non-volatile memory of the RTC. The built-in temperature sensor measures the actual temperature of the module and compensates the oscillation frequency of the crystal oscillator using the stored compensation data. Through this way, not only the time information is temperature-compensated, but also the FOUT signal. The compensation function even works in the supply voltage range of VTEM.

8.7.2. Related registers for temperature compensation function

Table 56 Temperature compensation Register

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0F,1F	Control Register	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET

1) CSEL1, CSEL0 bit (Compensation Interval Select 1,0)

These bits set the interval of the temperature compensation operation.

Current consumption decreases when increasing the Compensation Interval by means CSEL1,0. CSEL1,0 are set at the time of initial power-up to ("0","1").

Table 57 CSEL bits

CSEL1	CSEL0	Compensation Interval
0	0	0.5 s
0	1	2.0 s (Default)
1	0	10 s
1	1	30 s

Even if the power supply voltage falls below V_{TEM} and a V_{DET} bit is set to "1", the temperature compensation operation is performed again if the supply voltage rises above V_{TEM} .

8.8. Battery backup switchover function

8.8.1. Description of Battery backup switchover function

This function consists of a supply voltage detector "Voltage Detector", which detects if the main supply voltage " V_{DD} " drops below a threshold (V_{DET3}). During the voltage detection period, the built-in Pch-switch located between the main supply voltage pin " V_{DD} " and the backup power supply pin " V_{BAT} " is opened. See Figure 18.

In case of $V_{DET3} < V_{DD}$, the RTC moves back into Normal Mode, else ($V_{DD} \leq V_{DET3}$) it switches into Backup Mode.

To be able to measure the supply voltage applied to V_{DD} -pin, the Pch-switch opens once every second and the diode breaks current flows from V_{BAT} over the RTC into V_{DD} .




Figure 18 Battery Backup Switchover Block Diagram

8.8.2. The power switchover control.

To enable the battery backup switchover function, the voltage comparator (V_{DD} Detector) should be activated by means of the V_{DETOFF} bit. If $V_{DETOFF}=0$, the power switchover function is activated and in case $V_{DETOFF}=1$ this function is OFF.

In case the power switchover function is activated, the internal COMPEN signal is generated at 62.5msec after incrementing the second counter and thus enables the voltage comparator.

The comparator active period (V_{DD} measurement period) is controlled through $BKSMP0$, $BKSMP1$ bits. There are two modes, $V_{DET3} < V_{DD}$ (Normal Mode), $V_{DD} \leq V_{DET3}$ (Backup Mode).

< Normal Mode >

V_{DD} voltage is detected every one second.

Comparator function intermittently ON, Pch-Switch intermittently OFF

In case of $V_{DD} \leq V_{DET3}$, it changes to Backup Mode.

< Backup Mode >

V_{DD} voltage is detected every one second.

Comparator function intermittently ON,

Pch-Switch is OFF anytime in Backup Mode.

In case of $V_{DET3} < V_{DD}$, it returns to Normal Mode.

8.8.3. Battery Backup switchover related register.

Table 58 Battery Backup switchover related register.

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
18	Backup Function	○	○	○	○	VDET OFF	SWOFF	BKSMP1	BKSMP0

This register controls comparator, Pch-Switch, status and detection period.

8.8.4. Battery Backup switchover related register setting.

After power on reset, $V_{DETOFF}=0$, $SWOFF=0$, $BKSMP0=0$, $BKSMP1=0$ is set as default value.

So 1sec after power on reset, V_{DD} voltage is detected and goes to Normal Mode ($V_{DET3} < V_{DD}$) or Backup Mode ($V_{DD} \leq V_{DET3}$).

The duration of V_{DD} voltage detection is controlled by means of BKSMP0-bit, BKSMP1-bit and can be set to be 2msec, 16msec, 128sec or 256msec. V_{DD} voltage is detected at the end of this time, so at the falling edge of the comparator ON signal.

Table 59 Battery Backup switchover related register setting

V_{DD} detector	VDETOFF	SWOFF	BKSMP1	BKSMP0	V_{DET3} Sampling operation period	Pch-Switch ON/OFF	Remarks
ON	0	X	0	0	2ms	2ms OFF	$V_{DETOFF}=0$, $BKSMP1 = BKSMP0 = 0$. Default
			0	1	16ms	16ms OFF	
			1	0	128ms	128ms OFF	
			1	1	256ms	256ms OFF	
OFF	1	0	X	X	OFF	ON	V_{DD} and VBAT short circuit via Pch-switch
		1	X	X	OFF	OFF	V_{DD} connected via diode to VBAT

X = Don't care.

8.8.5. Disabled functions in backup mode

Note: In backup mode, the following functions do not work due to the voltage down of the main power supply V_{DD} to drive I/O terminals.

Table 60 Function status in Backup mode

Function	Status
I ² C Interface	Not available.
Alarm interruption	/IRQ is always Hi-Z. AF, TF, UF are works normally.
Timer interruption	
Time update interruption	
FOUT output	FOUT is always Low.
V _{BAT} low detection	Detection works always.
Temperature compensation	Same as normal mode. V _{BAT} or V _{DD} needs more than V _{TEM} (3.0V Typ.).

8.8.6. Reference characteristics of Diode and Pch-Switch.

Table 61 Diode (between V_{BAT} from V_{DD}) reference characteristics

Item	Characteristics	Condition
Pch-Switch rated current	40 mA(Max.).	V _{DD} = 3.0 V, Pch-SW = On, +25 degree C
Diode forward voltage V _F	0.75 V / 1 mA. (Typ.) 0.92V / 10mA. (Typ.)	V _{DD} = 3.0 V, Pch-SW = Off +25 degree C
Diode reverse current I _R	Less than 4 nA	V _{DD} = 5.5 V -40 to +85 degree C




Figure 19 IF vs VF reference characteristics.

Condition: Pch-SW is Off (Open).

This characteristic applies only to internal diode.

When Pch-SW is On (Close), VF is canceled.

8.8.7. Mode flow of the battery backup switchover function.

V_{DD} drop below V_{DET3} can only be detected while the Pch-Switch is OFF (Comparator is enabled.). In case a V_{DD} dropping below V_{DET3} is detected, the Pch-Switch stays OFF (open), and RTC enters Backup-mode.

When V_{DD} is detected to be higher than V_{DET3} , the Pch-Switch switches back to ON (closed), and RTC remains or enters Normal-mode.




Figure 20 Mode flow of the backup power supply switchover function.

8.8.8. The pros and cons of detection period (2msec, 16msec, 128msec and 256msec)

Since a V_{DD} drop below V_{DET3} is only detected while the Pch-switch is open, user should carefully set the V_{DD} detection period (by means of BKSMP0 and BKSMP1) to make sure the V_{DD} voltage applied to the RTC V_{DD} -pin falls below the V_{DET3} threshold during this period.

Table 62 The pros and cons of detection period setting.

Term	V _{DD} voltage detection period		Remarks
	[2 ms] ~ [256 ms]		
Current consumption (Normal Mode)	small	large	Longer detecting period increases V _{DD} Detector current consumption.
Backup battery Charging effectiveness (Normal Mode)	Smaller detection period makes better charging effectiveness.		During detection period, Backup battery is charged through Diode.
Actual V _{DD} voltage detecting period (Normal Mode)	Smaller detection period is better for slower V _{DD} falling.	Longer detection period is better for prompt V _{DD} falling.	Voltage detection is possible during detection period. (See Figure 8.22, Figure 8.23)






Figure 21 Timing chart of the battery backup power switchover function

If the voltage detection period is not set long enough by means of BKSMP0 and BKSMP1, a steep V_{DD} voltage drop might not be detected and thus the backup power supply is discharged into V_{DD}. Between the voltage detection periods once per second, the Pch-switch is closed and thus the backup power supply discharges into V_{DD} as well. To avoid this backup battery discharge, a diode might be set between V_{DD} pin to power line. (See 8.8.9 Ex.4)

Figure 22 V_{DD} drop detection 1Figure 23 . V_{DD} drop detection 2

8.8.9 Connection examples

Figure 24 Ex-1 Single power supply.

External supply should be connected to both V_{DD} and V_{BAT}.
In this case, interface (I²C, FOUT) are active in a supply voltage range from 1.6V to 5.5V anytime.

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18h	○	○	○	○	VDET OFF	SWOFF	BKSMP1	BKSMP0
Data	0	0	0	0	1	X	X	X
Parts	X = Don't care. C = 0.1uF							




Figure 25 Ex-2 Non-rechargeable battery. ex. CR2032J, AAA.

When VDD is switched OFF, battery current may leak into the VDD rail (0.0 V) for up to 1 second (Max.)
Referring Figure 22.

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18h	○	○	○	○	VDET OFF	SWOFF	BKSMP1	BKSMP0
Data	0	0	0	0	0	0	X	X
Parts	C = 0.1uF.(Typ.) R : Recommended less than 100 Ω D = Schottky Barrier type							




Figure 26 Ex-3 Rechargeable battery. EDLC, etc.

In this case, the current-limiting resistor on the VBAT line should be selected so that the current does not exceed 40 mA (max). Using a larger resistor may cause the RTC supply voltage to drop below V_{LOW} or VDET during power switchover.
If a higher resistor value is required to limit the charging current to the EDLC, or if the leakage current from VBAT into VDD (0.0 V) during the 1-second (max.) interval is critical to the system, it is recommended to use the connection example shown in Ex.4.

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18h	○	○	○	○	VDET OFF	SWOFF	BKSMP1	BKSMP0
Data	0	0	0	0	0	0	X	X
Parts	C = 0.1uF. (Typ.) R = the current limiting resistor should be set so that the charging current does not exceed 40 mA. X bit = Don't care.							





Figure 27 Ex-4 For using high value protection resistor.

This circuit is recommended in cases where a temporary current flow from VBAT into VDD—lasting up to 1 second before entering backup mode—is not acceptable, or when a high resistance value is required to reduce the charging current of the EDLC or rechargeable battery to very low levels.
For example, resistance values greater than approximately 500 Ω.

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18h	○	○	○	○	VDET OFF	SWOFF	BKSMP1	BKSMP0
Data	0	0	0	0	1	0	X	X
Parts	C = 0.1uF. (Typ.) R: The current limiting resistor should be set not to exceed 40 mA. D = Schottky Barrier type. X bit = Don't care							



8.8.10 Note: Diode characteristics.

In Example 2, VDD is 3.3 V and the CR2032J battery is 3.0 V.

When the forward voltage (VF) of the RTC's internal diode is 0.6 V, the voltage after the RTC diode is 2.7 V.

With an external diode VF of 0.2 V, the resulting VBAT voltage becomes 2.8 V.

In this condition, even when VDD is active, the RTC continuously draws power from the CR2032J battery instead of VDD. As a result, the battery life is significantly shorter than expected.

Therefore, diode selection is critical, and the voltage balance between VDD, VBAT, and diode forward drops must be carefully considered.





Figure 28 Note of diode VF.

For a solution, a Schottky diode (D2) is placed on the VDD side, and the RTC's internal diode is bypassed.

As a result, the voltage drop on the VDD path is determined solely by the forward voltage (VF) of D2. This ensures that the effective VDD supplied to the RTC is clearly defined and consistently higher than the VBAT path.

By eliminating the interaction between the external VBAT diode and the RTC's internal diode, unintended VBAT current flow during normal VDD operation is prevented. Consequently, the RTC reliably operates from VDD whenever it is present, and the coin-cell battery is used only during backup operation.

This configuration simplifies voltage margin analysis and enables straightforward verification of power-supply behavior using a simple circuit model.

Figure 29 Ex-5 Diode OR circuit.								
It is a Diode-OR-circuit. Confirm each of V/F characteristics carefully.								
Address 18h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Data	0	0	0	0	VDET OFF	SWOFF	BKSMP1	BKSMP0
	0	0	0	0	1	0	X	X
Parts	X Bit = Don't care. C = 0.1uF. R : Recommended less than 100Ω D1 & D2 = Schottky Barrier type. To avoid a wasted leakage current. When VDD is OFF, I/R characteristic of Diode(D2) is important. Confirm IR characteristics of Diode with Temp characteristics.							
								

8.9. Reading/Writing Data via the I²C Bus Interface

8.9.1. Overview of I²C-BUS

The I²C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data transfer signals, acknowledge signals, and so on.

Both the SCL and SDA signals are held at high level whenever communication is not being performed.

The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level.

During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is output while the SCL line is at high level.

The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device, and the receiving device responds to communications only when its slave address matches the slave address in the received data. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse.

8.9.2. System configuration

All ports connected to the I²C bus must be either open-drain or open-collector ports in order to enable AND-logic connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).




Figure 30 I²C bus connection.

Any device that controls the data transmission and data reception is defined as a "Master". and any device that is controlled by a master device is defined as a "Slave".

The device transmitting data is defined as a "Transmitter" and the device receiving data is defined as a receiver"

In the case of this RTC module, controllers such as CPU or MCU are defined as master devices and the RTC module is defined as a slave device. When a device is used for both transmitting and receiving data, it is defined as either a transmitter or receiver depending on these conditions.

8.9.3. Starting and stopping I²C bus communications




Figure 31 I²C bus START, RESTART timing.

1) START condition, repeated START condition, and STOP condition

(1) START condition

- The SDA level changes from high to low while SCL is at high level.

(2) STOP condition

- This condition regulates how communications on the I²C-BUS are terminated. The SDA level changes from low to high while SCL is at high level.

(3) Repeated START condition (RESTART condition)

- In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.

2) Caution points

- *1) The master device always controls the START, RESTART, and STOP conditions for communications.
- *2) The master device may issue a STOP condition at any point during an ongoing transmission, without timing restrictions, thereby forcibly terminating the communication. This behavior is permitted only when the RTC is operating in receiver mode, in which the RTC does not drive the SDA line (i.e., SDA is released).
- *3) When communicating with this RTC module, the series of operations from transmitting the START condition to transmitting the STOP condition should occur **within 0.95 seconds**. (A RESTART condition may be sent between a START condition and STOP condition, but even in such cases the series of operations from transmitting the START condition to transmitting the STOP condition should still occur **within 0.95 seconds**.)

If this series of operations requires **0.95 seconds or longer**, the I²C bus interface will be automatically cleared and set to standby mode by this RTC module's bus timeout function. Note with caution that both write and read operations are invalid for communications that occur during or after this auto clearing operation. (When the read operation is invalid, all data that is read has a value of "1").

Restarting of communications begins with transfer of the START condition again.

- *4) When communicating with this RTC module, wait **at least 1.3 μs (see the tBUF rule)** between transferring a STOP condition (to stop communications) and transferring the next START condition (to start the next round of communications).




Figure 32 I2C bus START STOP condition

8.9.4. Data transfers and acknowledge responses during I²C-BUS communications

1) Data transfers


Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition.

(However, the transfer time must be no longer than 0.95 seconds.)

The address auto increment function operates during both write and read operations.

After address 0Fh, incrementation goes to address 00h.

Updating data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) receives data while the SCL line is at High level.


Figure 33 I²C bus data transfer

* Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.

2) Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line, and the receiver sets the SDA line to low (= acknowledge) level for a cycle of a bit.

Figure 34 I²C bus data acknowledge response

After transmitting an ACK, if the Master continues as the receiver, it releases the SDA line at the falling edge of SCL during the 9th clock pulse. This allows the Slave to drive SDA and transmit the next data byte.

If the Master does not generate an ACK after receiving the final byte (i.e., it issues a NACK_High), this signals the end of the data transfer. The Slave then releases SDA and waits for the Master to generate a STOP condition to terminate the communication.

8.9.5. Slave address

The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+ R/W specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address.

Slave addresses have a fixed length of 7bits. This RTC's slave address is **[0110010*]**.

An R/W bit ("*" above) is added to each 7-bit slave address during 8-bit transfers.

Table 63 I²C Bus Slave address

	Transfer data	Slave address							R/W bit
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Read	65 h	0	1	1	0	0	1	0	1 (= Read)
Write	64 h								0 (= Write)

8.9.6 I²C bus protocol

In the following sequence descriptions, it is assumed that the CPU is the master and the JR8900-32 is the slave.

8.9.6.1. Address specification writing sequence

Since the JR8900-32 includes an address auto increment function, once the initial address has been specified, the JR8900-32 increments (by one byte) the receive address each time data is transferred.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the JR8900-32's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from JR8900-32.
- (4) CPU transmits write address to JR8900-32.
- (5) Check for ACK signal from JR8900-32.
- (6) CPU transfers write data to the address specified at (4) above.
- (7) Check for ACK signal from JR8900-32.
- (8) Repeat (6) and (7) if necessary. Addresses are automatically incremented.
- (9) CPU transfers stop condition [P].




Figure 35 Address specification write sequence

8.9.6.2. Address specification read sequence

After using writing mode to write the address to be read, set read mode to read the actual data.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the JR8900-32's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from JR8900-32.
- (4) CPU transfers address for reading from JR8900-32.
- (5) Check for ACK signal from JR8900-32.
- (6) CPU transfers RESTART condition [Sr] (in which case, CPU does not transfer a STOP condition [P]).
- (7) CPU transfers JR8900-32's slave address with the R/W bit set to read mode.
- (8) Check for ACK signal from JR8900-32
(from this point on, the CPU is the receiver and the JR8900-32 is the transmitter).
- (9) Data from address specified at (4) above is output by the JR8900-32.
- (10) CPU transfers ACK signal to JR8900-32.
- (11) Repeat (9) and (10) if necessary. Read addresses are automatically incremented.
- (12) CPU transfers ACK signal for "1".
- (13) CPU transfers stop condition [P].




Figure 36 Address specification read sequence

8.9.6.3. Read sequence when address is not specified

Once read mode has been initially set, data can be read immediately. In such cases, the address for each read operation is the previously accessed address + 1.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the JR8900-32's slave address with the R/W bit set to read mode.
- (3) Check for ACK signal from JR8900-32
(from this point on, the CPU is the receiver and the JR8900-32 is the transmitter).
- (4) Data is output from the JR8900-32 to the address following the end of the previously accessed address.
- (5) CPU transfers ACK signal to JR8900-32.
- (6) Repeat (4) and (5) if necessary. Read addresses are automatically incremented in the JR8900-32
- (7) CPU transfers ACK signal for "1".
- (8) CPU transfers stop condition [P].




Figure 37. Read sequence when address is not specified

8.9.6.4. The address auto increment in Read/Write.

(1) In Basic time and calendar register.

Address 08 . 09 . 0A . 0B . 0C . 0D . 0E . 0F . 00 . 01 . 02 . .

(2) In Extension register

Address - 18 - 19 - 1A - 1B - 1C - 1D - 1E - 1F - 10 - 11 - 12 - .

8.10. Backup and Recovery

*This circuit is sensitive to power supply noise and supply voltage should be stabilized to avoid negative impact on the accuracy.

* t_{R1} is needed for a proper power-on reset. If this power-on condition cannot be kept, it is necessary to send an initialization routine to RTC by software.

*In case of repeated ON/OFF of the power supply within short term, it is possible that the power-on reset becomes unstable.

After power-OFF, keep $V_{DD}=V_{BAT}=GND$ for more than 10 seconds for a proper power-on reset.

When Power-on-reset is uncertainty, system can initialize RTC by the software.

* When a controller shutdown, a CPU sent STOP condition to RTC, then that I²C communication is complete status is recommended.




Figure 38. Backup and Recovery sequence

Table 64 Power supply, detection voltage

Item	Symbol	Condition	Min.	Typ.	Max.	Unit.
Detection voltage (1) VDET-bit threshold	VDET	-	1.9	1.95	2.0	V
Detection voltage (2) VLF-bit threshold	VLOW	-	1.16	-	1.6	V
Detection voltage (3) Backup-switchover voltage	VDET3	-	2.3	2.4	2.5	V
Power supply rise time1	tR1	V _{DD} =GND to 2.5V	1	-	10	ms / V
Access wait time (After initial power on)	tCL	After V _{DD} =2.5V	30	-	-	ms
Access disable hold time	tCD	After stop condition	0	-	-	μs / V
Power supply fall time	tF	V _{DD} =2.5V to GND	2	-	-	μs / V
Power supply rise time2	tR2	V _{DD} =VSS to 2.5V	15	-	-	μs / V
Access wait time (Normal power on)	tCU	After V _{DD} =2.5V	0	-	-	μs

* **Note:** tR2 is specifications for an oscillation not to stop. Some clocks are not output by an FOUT terminal.

8.11. The note of access to RTC at the time of backup return and initial power supply

Because most of RTC registers are synchronized with the oscillation clock of the built-in crystal oscillator, the RTC does not work normally without the integrated oscillator having stabilized.

- 1) The first, System should confirm status of VLF-bit.
- 2) When VLF is "1", system must initialize all of registers.
- 3) When initial-power-ON was given to RTC, wait for tSTA(3seconds) for setup of time and Calendar.
But readout access is permitted after 30ms from V_{DD}=VCLK.




Figure 39 Oscillation starting sequence.

8.12. Flow chart

The following flow-chart is one example, but it is not necessarily applicable for every use-case and not necessarily the most effective process for individual applications.

1) An example of the initialization Ex.1 Initialize





Figure 40 An example of the initialization

2) Method of initialization after starting of internal oscillation (VLF stays "0")



- Wait time of 30ms is necessary at least

- Whether it is a return from the state of the backup is confirmed.

- When an internal oscillation starts, 0 writing of VLF is approved.

- Please set waiting time depending on load of a system optionally

Figure 41 Method of initialization after starting internal oscillation.

3) The setting of the clock and calendar




Figure 42 The setting of the clock and calendar

4) The reading of the clock and calendar




Figure 43 The reading of the clock and calendar

8.13. Connection example with Typical Microcontroller




Figure 44 Connection example with Typical Microcontroller

8.14. Connection RTC used as a 32.768 kHz TCXO




Figure 45 Connection RTC used as a 32.768 kHz TCXO.

9. External Dimensions Marking Layout

9.1. JR8900-32

9.1.1. External Dimensions




Figure 46 JR8900-32 package

9.2.2. Marking layout




Figure 47JR8900-32 Marking layout

10 Application Notes

1) This module uses a C-MOS IC to realize low power consumption. Carefully note the following cautions when handling.

(1) Static electricity

While this module has a built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

(2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater than $0.1\ \mu\text{F}$ as close as possible to the power supply pins (between VDD and GNDs). Also, avoid placing any device that generates high level of electronic noise near this module.

(3) Voltage levels of input pins

When the mid-voltage (near to 50% of VDD) is applied to input-pins, it may occur the current increase, decrease of the margin of noise, and invites an error of functions. It should apply near voltage of VDD or GND.

(4) Handling of unused pins

Since the input impedance of the input pins is extremely high, operating the device with these pins in the open circuit state can lead to unstable voltage level and malfunctions due to noise. Therefore, please apply the voltage level to near of VDD or GND.

(5) Installation of charged battery.

When a charged backup battery is installed by soldering, battery connection terminal of RTC should connect to GND, beforehand.

2) Notes on packaging

(1) Soldering heat resistance.

If the temperature within the package exceeds $+260\ ^\circ\text{C}$, the characteristics of the crystal oscillator will be degraded and it may be damaged. The reflow conditions within our reflow profile is recommended. Therefore, always check the mounting temperature and time before mounting this device. Also, check again if the mounting conditions are later changed.

* See Fig. 48 profile for our evaluation of Soldering heat resistance for reference.

(2) Mounting equipment

While this module can be used with general-purpose mounting equipment, the internal crystal oscillator may be damaged in some circumstances, depending on the equipment and conditions. Therefore, be sure to check this. In addition, if the mounting conditions are later changed, the same check should be performed again.

(3) Ultrasonic cleaning

Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

(5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.




Figure 48 Reference Profile

11 Tables

Table 1 Pin Description	7
Table 2. Absolute Maximum Rating	8
Table 3. Recommended Operating Conditions	9
Table 4. Frequency Characteristics	10
Table 5 DC characteristics	11
Table 6 AC Characteristics	12
Table 7 Basic Time and Calendar Registers	13
Table 8 Temperature Data, Backup power supply control register	15
Table 9 Register Quick Reference	15
Table 10. Clock Counter Registers	15
Table 11 Second Counter Register	16
Table 12 Minute Counter Register	16
Table 13 Hour Counter Register	16
Table 14. Calendar counter Register	17
Table 15. Week Counter Register	17
Table 16. Date Counter Registers	17
Table 17 Day Counter Register	17
Table 18. Date update pattern	18
Table 19. Month counter Register	18
Table 20 Year Counter Register	18
Table 21 Alarm Registers	18
Table 22 Fixed-cycle timer control registers	18
Table 23 Extension Register	19
Table 24 TEST bit	19
Table 25 USEL bit	19
Table 26 FSEL bits	20
Table 27 TSEL bits	20
Table 28 Flag Register	20
Table 29 VLF bit	21
Table 30 VDET bit	21
Table 31 Control Register	22
Table 32 CSEL bits	22
Table 33 UIE bit	22
Table 34 TIE bit	23
Table 35 AIE bit	23
Table 36 Temperature Data Register	24
Table 37 Backup power supply control register	24
Table 38 Related registers for function of Fixed-cycle Timer Interrupt	26
Table 39 TSEL bits	27
Table 40 Timer Counter Registers	27
Table 41 TE bit	27
Table 42 TF bit	28
Table 43 TIE bit	28
Table 44 Fixed-cycle timer interrupt interval	28
Table 45 Related registers for time update interrupt functions	31
Table 46 USEL bit	31
Table 47 UF bit	31
Table 48 UIE bit	32
Table 49 Alarm Related Registers	33
Table 50 WADA bit	34
Table 51 Alarm Registers	34

Table 52 AF bit.....	35
Table 53 AIE bit	35
Table 54 Examples of alarm setting 1	35
Table 55 Examples of alarm setting 2	36
Table 56 Temperature compensation Register.....	36
Table 57 CSEL bits	37
Table 58 Battery Backup switchover related register.....	38
Table 59 Battery Backup switchover related register setting	38
Table 60 Function status in Backup mode.....	39
Table 61 Diode (between VBAT from V_{DD}) reference characteristics.....	39
Table 62 The pros and cons of detection period setting	41
Table 63 I ² C Bus Slave address.....	48
Table 64 Power supply, detection voltage	51

12 Figures

Figure 1 Block Diagram.....	6
Figure 2 Terminal connections	7
Figure 3 I ² C bus current consumption	9
Figure 4 Definition for Current Consumption	11
Figure 5 I ² C Bus Timing Chart.....	12
Figure 6 32768Hz Divider, Counter, FOUT	16
Figure 7 Wakeup Timer Interrupt.....	25
Figure 8 Fixed-cycle Timer Interrupt Timing Chart.	25
Figure 9 Fixed-cycle Timer Interrupt Block Diagram.....	26
Figure 10 Fixed-cycle Timer start-timing.	29
Figure 11 An error of first count down.	29
Figure 12 Time Update Interrupt	29
Figure 13 Time Update Interrupt Timing Chart.	30
Figure 14 Time Update Interrupt Block Diagram	30
Figure 15 Alarm Interrupt	32
Figure 16 Alarm Interrupt Timing Chart.	32
Figure 17 Alarm Interrupt Block Diagram	33
Figure 18 Battery Backup Switchover Block Diagram.....	37
Figure 19 IF vs VF reference characteristics.	39
Figure 20 Mode flow of the backup power supply switchover function.....	40
Figure 21 Timing chart of the battery backup power switchover function.....	41
Figure 22 V _{DD} drop detection 1	42
Figure 23 . V _{DD} drop detection 2.....	42
Figure 24 Ex-1 Single power supply.....	43
Figure 25 Ex-2 Non- rechargeable battery. ex. CR2032J, AAA.	43
Figure 26 Ex-3 Rechargeable battery. EDLC, etc.....	43
Figure 27 Ex-4 For using high value protection resistor.....	43
Figure 28 Note of diode VF.	44
Figure 29 Ex-5 Diode OR circuit.....	44
Figure 30 I ² C bus connection.	45
Figure 31 I ² C bus START, RESRART timing.	46
Figure 32 I ² C bus START STOP condition	47
Figure 33 I ² C bus data transfer	47
Figure 34 I ² C bus data acknowledge response	48
Figure 35 Address specification write sequence.....	49
Figure 36 Address specification read sequence.....	49
Figure 37. Read sequence when address is not specified.....	49
Figure 38. Backup and Recovery sequence.....	50
Figure 39 Oscillation starting sequence.....	51
Figure 40 An example of the initialization	52
Figure 41 Method of initialization after starting internal oscillation.	53
Figure 42 The setting of the clock and calendar	54
Figure 43 The reading of the clock and calendar.....	54
Figure 44 Connection example with Typical Microcontroller	55
Figure 45 Connection RTC used as a 32.768 kHz TCXO.....	55
Figure 46 JR8900-32 package	56
Figure 47JR8900-32 Marking layout	56
Figure 48 Reference Profile	58